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A computer memory access commutator is asso- 	 core 14 into a reset state. As core 14 switches, it 
ciated with a core memory for storing or reading 	 generates a voltage on wire 39 which forward biases 
binary data whereby a wire may be deleted from 	 diode 26. This forward bias permits the current 11 to 
each row and/or column in a typical 4-wire memory. 	 be steered through core 20, diode 26, wire 32, and the 
This access commutator and steering gate configura-	 memory word lo  (positive direction). 
lion produces bipolar current pulses while still em- 	 I As core 14 switches from set to reset in the above 
ploying only the diodes and magnetic cores of the 	 description, the current Ii sets core 20. The developed 
classic commutator, thereby appreciably reducing the	 voltage on core 14 then back biases diodes 27, 28, 
complexity of the memory assembly. 	 29, 30, and 31 at the common node which terminates 
Current Ii is applied at a time when it is a positive- 	 in wire 39. 
going current pulse at point A. Current flows through	 The developed voltage (positive) on the cathode of 
diode 11 and through wire 12 threaded through cores 	 diode 26 forward biases diode 41. The voltage at the 
14 through 19. The current Ii attempts to switch	 cathode of diode 41 is positive; it back biases diodes 
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42, 43, 44, 45, and 46 through common node termina-
tion wire 40. 
As 11 flows through diode 26, it becomes tot. 
At a later time Ij may be a negative current pulse. 
All functions are the same as in the analysis for the 
positive pulse with the identification of active elements 
exchanged with the inactive elements at like stages; 
e.g., Ioi+, Ior; diodes. 26, 41; wires 39, 40; diodes 
27, 42; cores 14, 20. 
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